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Abstract 
Seger, C.-J., On the existence of speed-independent circuits, Theoretical Computer Science 86 
(1991) 343-364. 
A circuit is called speed-independent if its nontransient behavior does not depend on the size of 
the delays in the different components of the circuit. We show that the class of speed-independent 
circuits is relatively small-in fact, very many useful circuits cannot be realized in a speed- 
independent design. For example, we show that there does not exist any speed-independent mod k 
counter for any k > 1. The results are derived using a very general model of a network which is 
applicable to both gate circuits and more modern MOS switch-level circuits. Furthermore, the 
results are also robust with respect to different delay assumptions and definitions of speed- 
independence. 
1. Introduction 
The ideas to be discussed will be introduced by means of some examples. Consider 
the gate circuit G, of Fig. 1. Assume that the gates can have arbitrarily large, but 
X 
Fig. 1. Gate circuit G,. 
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finite, inertial delays, and that the wires are delay-free. Assume also that any 
transition between 0 and 1 or 1 and 0 is instantaneous. The total state x =O, 
y = (y,, y2, y3) = (0, 1, 1) (we will write 0 1 1 for short) is stable, i.e. the excitation 
of each gate is equal to the current value of the gate output, and thus there is no 
tendency to change state. It is easy to verify that, if the input changes to x = 1, the 
network will eventually end up in the new stable state y = 10 1. Since this state is 
the only nontransient state reachable no matter what the gate delays are, we say 
that the transition is speed-independent. On the other hand, consider the gate circuit 
G2 of Fig. 2. If this circuit is started in the stable state x = 0, y = (y,, y,, y3) = 1 0 0 
and the input changes to 1, the circuit can end up in either the state 0 0 0 or 0 0 1 
depending on the relative sizes of the delays in gates 1 and 2. In fact, gates 1 and 
2 both become unstable after the input changes, i.e. these two gates are involved in 
a “race”. If gate 1 changes first, the outcome is 0 0 0; if gate 2 is faster, state 0 0 1 
can also be reached. Since the nontransient outcome of this transition depends on 
the internal delays in the circuit, the transition is not speed-independent. 
It is important to note that the classification of transitions according to speed- 
independence is very sensitive to the race model chosen. Consider, for example, 
the gate circuit G3 of Fig. 3. Assume the circuit is started in the stable state x = 0, 
y = (y,, y,, y,, y4) = 1 0 0 0 and that the input changes to x = 1. It is easy to verify 
that this transition is speed-independent if only the gates have delays associated 
with them. However, if the wire between the first inverter (gate 1) and the AND 
gate (gate 3) also has a delay, the transition is no longer speed-independent, since 
the network can then end up in either the state y = 0 1 0 0 or the state y = 0 1 0 1. 
The latter state can be reached when the wire delay between gates 1 and 3 exceeds 
the delay of gate 2. 
The first study of speed-independent circuits was done by Muller and Bartky in 
the late 1950s [9, 1 I]. They assumed that only the gates have delays associated with 
them, that all transitions are instantaneous, and that the circuits do not have any 
inputs. Using these assumptions, they developed a theory for such speed-indepen- 
dent circuits. For more details, the reader is referred to [9, Chap. IO] which contains 
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Fig. 2. Gate circuit G,. 
Fig. 3. Gate circuit G, 
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a thorough treatment of this theory. One of the main differences between Muller 
and Bartky’s work and ours is the fact that they developed a theory for circuits that 
do not have any input signals, whereas we are interested in the response of a circuit 
to a sequence of input changes. 
With the arrival of MOS VLSI circuits, the idea of speed-independence has again 
become of interest [7, 10, 141, because delays can be substantial on a VLSI chip, 
and it is very difficult (and expensive) to correct a circuit that contains some timing 
problem. Hence, the idea of designing the circuit in such a way that it is guaranteed 
to work correctly, independently of the sizes of the delays, sounds very attractive. 
One of the problems with speed-independent design is the difficulty of verifying 
that a given circuit really is speed-independent. For many delay models the problem 
of determining the behavior of a circuit is NP-hard [6,12] or even PSPACE-complete 
[ 131 and thus intractable for anything but trivial circuits. Fortunately, there do exist 
reasonably realistic race and delay models in which the outcome of a transition can 
be determined in polynomial time. Several such models were discussed in [3]. In 
particular, the extended multiple winner (XMW) model was defined and character- 
ized. The XMW model assumes that delays can be arbitrary, but finite. Furthermore, 
in contrast to more classical binary race models, the XMW model allows changes 
to be relatively slow and to go through an intermediate value X. 
The main contributions of this paper are the following results. First we define an 
abstract sequential machine that summarizes the speed-independent behavior of a 
circuit. Second, we show how a sequential circuit can be converted into an equivalent 
combinational circuit, in the sense that ternary simulation gives the same results for 
both circuits. Third, the following basic properties of speed-independent circuits 
are derived: 
(1) Any odd number of changes of the same set of inputs must leave the network 
in the same state. This is a generalisation of a result of Unger [15], that states that 
any odd number of changes of a single input must leave a speed-independent circuit 
in the same state. 
(2) If a multiple-input change is speed-independent, then the circuit must end 
up in the same state if this multiple-input change is made “step-by-step”. 
(3) Suppose some set of inputs changes. If an output node does not change value 
for this input change, and there is no hazard on this node for this transition, then 
that output node will keep the same value for any number of changes of that same 
set of inputs. 
Unfortunately, these properties are quite restrictive. Using these necessary condi- 
tions, we show that the class of speed-independent circuits is quite small. For 
example, we show that it is not possible to design a speed-independent mod 2 
counter, i.e. a circuit whose output changes with half the frequency of its input 
signal. Finally, we show that the above results also hold for quite different delay 
assumptions and definitions of speed-independence. 
Recently, Ebergen [4] showed that a very large class of circuits (including mod 2 
counters) could be realized in a speed-independent design if a small set of basic 
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“building blocks” could be designed speed-independently. Unfortunately, our 
results show that such building blocks do not exist. The reason that there do not 
exist speed-independent designs for many functions is the “pessimism” of the 
assumptions of speed-independence. In particular, it is not very realistic to assume 
that delays can be arbitrarily large. In most cases it is quite reasonable to give some 
bounds for the delays in a circuit. This would lead to circuits and circuit designs 
that can be said to be speed-insensitive, rather than speed-independent. We think 
that such a concept is much more practical. Unfortunately, it is quite difficult to 
analyze the behaviour of a circuit under such bounded delay assumptions. This 
problem must be solved before speed-insensitive circuits can be designed and verified 
reliably. 
The paper is structured as follows. In Section 2 we establish a general framework 
for describing both classical gate circuits and more modern MOS switch-level circuits. 
The basic race model used is discussed in Section 3. An efficient algorithm for 
computing the outcome of a transition in this race model is described in Section 4. 
The material in Sections 2-4 has been described in detail elsewhere [3], but a 
summary of the main results has been included to make this paper self-contained. 
An abstract machine, called a fundamental model speed-independent asynchronous 
machine, is defined in Section 5 in order to summarize the speed-independent 
behavior of a network. A useful trick to transform an arbitrary sequential network 
into a combinational network is described in Section 6. In Section 7 we derive some 
general and, as it turns out, very restrictive properties of speed-independent circuits. 
In Section 8 we show that the results obtained in Section 7 are fairly robust with 
regard to different delay and race models. Finally, in Section 9 we discuss some 
ramifications the results may have and also point out some areas of further research. 
2. Network model 
A rather general concept of a network is introduced in this section. As was shown 
in [3], this model provides a common framework for representing both gate networks 
and switch-level MOS networks. For a more comprehensive discussion of this 
framework and a description of how gate circuits and switch-level MOS circuits 
can be modeled using the framework, the reader is referred to [3]. We will use the 
convention that x, y, and z denote vectors of state variables, whereas xi, yi, and zi 
denote single components of the vectors. Similarly, a, 6, c, and d denote particular 
constant vectors of state variables, and a;, bi, c,, and d, denote their components. 
Let (0, I} be the set of the two usual binary values, and let T= (0, 1, x}. The 
symbol x will be used to denote an unknown or intermediate value. 
A network N is a finite directed labeled graph N = (V, E, x, y, Y), where 
. V={l,..., m} is a set of vertices, 
l EcVxVisasetofedges, 
l x = (x,, . . . , x,), n s m, is a vector of input variables taking values from T, 
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l y=(y,,..-, y,,,) is a vector of vertex uariables taking values from T, and 
. Y=(Y ,,..., Y,) is a vector of ternary excitation functions. 
Vertices l,..., n are all of indegree 0, and are called input vertices. Vertices 
n+l,..., m are function vertices and are all of indegree 3 1. The excitation function 
of an input vertexj is the function Y, : T + T defined simply as Y, = x,. For a function 
vertex j the excitation function is a ternary function Y, : Tdl + T, where 4, denotes 
the indegree of vertex j. An edge (i, j) E E shows that Y, is a function of yi. Thus, 
for a function vertex, Y, depends only on some subset of {y,, . . . , y,}. The ordered 
pair (x, y), x E T”, y E T’“, is called the total state of N. For notational convenience, 
we will treat an excitation function Y, as a function of the total state of N, i.e. we 
will write Yj(x, y).’ The vertex variable y, is interpreted as the present state of a 
vertex, whereas the excitation function Y,(x, y) computes the value to which the 
vertex is trying to change, when the present input is x and the present state is y. 
If y, = Y,(x, y) then vertex i is stable; otherwise it is unstable. A given total state 
(x, y) is stable if each vertex is stable. A network will remain in a stable total state 
indefinitely, unless the input changes, in which case the state becomes unstable. If 
there are two or more vertices that are unstable in a total state, we say that there 
is a race. In general, there may be several possible successor states for a given 
unstable state. This set of possible successor states depends on the race model used, 
as elaborated in the next section. 
3. Race model 
The underlying idea of speed-independence is that a circuit should exhibit the 
same behavior, independently of the sizes of the delays in the circuit. For this reason 
we will analyze a circuit using the extended multiple winner (XMW) race model. 
For a more complete description of the XMW model, the reader is referred to [3]. 
There are three basic ideas behind the XMW model. First, it is assumed that the 
inputs remain fixed after each change until the network has a chance to “stabilize”. 
This corresponds to the fundamental-mode operation assumption of [S]. Second, 
the past history is completely ignored, in the sense that all unstable vertices have 
the same chance of “winning” a race no matter when they entered the race. Third, 
any unstable vertex with a binary present value may take on an intermediate 
value x. We define the XMW model more formally as follows. 
Define the partial order L on T as follows: t, r t, for all t, E T, Oc x, and 1 L x. 
The partial order is extended to T’, r 3 1, in the obvious way: ST t iff s, 5: ri for 
1 G i G r. Also, the partial order is extended to ordered pairs in the natural way: S 
(6, b)c(a, b) ilI Zca and b”Eb. For s, tE T’, rzl, we write set when set and 
s i t. The least upper bound, denoted l.u.b., on the partial order G is defined as usual. 
Intuitively, x is used to denote an “unknown” or “intermediate” value. Thus s c t 
indicates that s has less “uncertainty” (more binary values) than t. 
’ Strictly speaking we should write Y,((.u, y)), but the angle brackets are omitted to improve readability. 
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The following fundamental assumption is made about the excitation function of 
any network N: 
(a, b)C(c, d) implies Y(a, b)c Y(c, d). 
This is a monotonicity property of the excitation function that is consistent with 
our use of the value X. Basically, if the total state becomes more uncertain, the 
excitation cannot become less uncertain. 
For any a E T” and b E T”, define lJ(a, b) to be the set of unstable vertices in b, 
i.e. 
U(a, b)={i: 1s i -S m, and b, f Y,( a, b)}. 
The XMW relation R, on the set T” defines the set of successors for any total state 
(a, b), a E T”, b E T”‘, as follows. If b is stable, i.e. if U(a, 6) = (d, then the only 
possible successor is b, i.e. b R, b. Otherwise, let b R, 6, for any 6 such that: 
(1) bf b, and 
(2) b; E {b,, Yi(a, b), l.u.b.{b,, Yi(a, b)}}, 1 c is m. 
No other pairs are related by R,. 
For any input vector a E T” and any state b E T”, define the set cycl( R,, b) to be 
the set of total states of N that appear in cycles in the relation R, and are reachable 
from b. Note that each stable state reachable from b is in cycl(R,, b). Formally, 
where R: is the transitive closure of R,, and Rz is the reflexive transitive closure 
of R,. 
The concept of a transient cycle is introduced in order to capture the fact that 
delays cannot be infinite. A cycle is called transient if there exists a vertex v which 
is unstable in all of the states in the cycle, has the same value in all these states, 
and either that value is binary or the excitation of u is the same in all these states. 
If a cycle is not transient, it is called nontransient. Let 
out(R,, b) = {c E cycl(R,, b): c appears in a nontransient cycle}. 
The set out( R,, b) is the outcome of the XMW analysis of the behavior of N when 
started in total state b, in the sense that it consists of all the states N can be in, 
under nontransient conditions. 
The reader should note that out( R,, b) # @ This follows from the fact that the 
sequence of states obtained by changing all unstable vertices to their excitations in 
every state of the sequence must eventually lead to a cycle. This cycle of states must 
be nontransient by definition, and thus all such states appear in out(R,, b). 
The following property of the XMW relation will be used later. Assume the binary 
input vectors a^ and a differ in at least two components, and that 6 is a binary input 
vector “between” a^ and a (i.e. that (;; is either equal to d, or a, for j = 1, . . , n, but 
a’ # a^ and a # a). If a network N is started in the stable total state (a^, b), and the 
input is first changed to 6 and then later to a, the proposition states that the outcome 
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after this second change is contained in the outcome obtained when the input is 
changed immediately from a^ to a. More formally: 
Proposition 3.1. Let 6, 6, a E (0, l}” be three input vectors such that a’ # 2, a’ # a, and 
L~l.u.b.{6, a}. Furthermore, assume that (a^, b) is a stable total state 0j.N. Then 
{d: dEout(R,,c), wherecEout(R,;,b)}sout(R,,b) 
Proof. We prove the following stronger version of the claim: 
{d: d ~out(R,, c), where b Rg c}~out(R,, b). 
Proposition 3.1 then follows directly from the fact that out( R,-, b) c {c: b R$ c}. 
The proof consists of two steps. First we show that if b Rz c, then b RX c. Second 
we show that if b Rg c, then out( R,, c) E out( R,, b). Together, these give that 
{d: dEout(R,,c),wherebR$c}s{d: dEout(R,,c),where bRz c) 
G out( R,, b) 
thus establishing the claim. 
The first property follows from the following observations. First, since (a^, b) is a 
stable total state of N, we can conclude that (b,, . . . , b,) = a^. Furthermore, by the 
definition of a”, (;I is either equal to C;, or aj. Hence, it follows that U(a”, b) c U(a, b) 
and that yj(rI, b) = Yj(a, b) for all j E U(cT, b). Since only unstable vertices can 
change according to the XMW relation, it is easy to prove by induction on k that 
if b Rs d, then b R: d, U(C, d)c U(a, d), and Y,(G, d) = Y,(a, d) for alljE U(ri, d). 
We leave the details of the proof to the reader. 
The second property, i.e. that if b Rz c, then out(R,, c) c out(R,, b), follows 
immediately from the definition of out. Cl 
The XMW model permits us to predict the outcome of any input change under 
very general assumptions about delays in a network. In fact each vertex may have 
an arbitrary finite inertial delay. It is natural to define the concept of speed- 
independence in terms of a networks behavior according to an XMW analysis. 
Definition 3.2. A network N, started in a binary stable total state (6, 6) and with a 
new binary input vector a, is said to be speed-independent with respect to (a, b) if 
out(R,, b) contains a single binary state. 
The reader should note that, by the definition of out, the single state in out( R,, b) 
must be a stable state. Note also that the term speed-independence is defined with 
respect to a certain starting configuration. We will later extend this idea to cover 
the general behavior of a network. 
The above definition differs from Muller and Bartky’s original definition of 
speed-independence [9] in three ways. First, the underlying race model is somewhat 
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different, in that the XMW model includes an intermediate value x, whereas their 
model is a classical binary race model. Second, our definition excludes transitions 
that can cause the network to enter a nontransient oscillation. We will return to 
these differences in Section 8. Finally, our network model is different in that we 
include inputs to the circuit, whereas Muller and Bartky’s model does not. In fact, 
the characterization of the behavior of a speed-independent circuit in response to 
a sequence of input changes is the main problem studied in this paper. 
4. Ternary simulation 
The XMW race model, though conceptually simple and relatively natural, is 
computationally intractable; in the worst case the graph of the relation R, may have 
O(3”) vertices. Fortunately, there exists an efficient algorithm computing essentially 
the same information. This simulation procedure, due to Eichelberger [5], consists 
of Algorithms A and B described below. For more details of the procedure and 
proofs of the claims below, the reader is referred to [3]. 
Let N be a network started in the stable total state (6, b) and with a new input 
vector a. Furthermore, let a = l.u.b.{a*, a}. Algorithm A is defined by: 
Algorithm A 
h := 0; 
YO:= b; 
repeat 
h:= h+l; 
for i = 1 to m 
y; = Y,(a, y”- 
until yh = yhm’; 
-I); 
In the following we will use A (B) to denote the name of the algorithm, and A 
(B) to denote the length of the sequence of states produced by Algorithm A (B). 
Proposition 4.1. Algorithm A produces a$nite sequence y’, y’, . . . , yA of states, where 
Asm, andyhCyht’ for O<h<A. 
Algorithm B is defined next: 
Algorithm B 
h:=O; 
$):= YA; 
repeat 
h:= h+l; 
for i=l to m 
2; = Y,(a, z’l-1); 
until z” = z”-‘; 
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Proposition 4.2. Algorithm B produces ajnite sequence zO, z’, . . . , zB of states, where 
Bcm, andzh=lzht’for Osh<B. 
The following two theorems are of vital importance for the remaining part of this 
paper. 
Theorem 4.3. The result y* of Algorithm A is the least upper bound of all the states 
reachable from the initial state b according to the XMW race model, i.e. y* = 
l.u.b.{c E T”: b R: c}. 
Theorem 4.4. The result zB of Algorithm B is the least upper bound of all the nontransient 
cyclic states reachable from b according to the XMW race model, i.e. z6 = 
1.u.b. out(R,, b). 
The above theorems dealt with the nontransient behavior of a given network. 
However, the network being analyzed is often a part of a larger system. In such 
cases, some subset of the vertices may be “visible” to the rest of the system. We 
will call such vertices output vertices. When output vertices are present, there is a 
new problem. Consider, for example, an output vertex that has the value 0 initially, 
and also in all the states of out(R,, b). It is quite possible that the vertex has the 
value 1 or x in some of the transient states during the transition. Such short pulses 
must be detected, since they may cause unwanted state changes in the rest of the 
system controlled by this output vertex. 
As usual, assume that N is started in the stable total state (6, b) and that the 
input changes to a. We say that there is a static l-hazard on an output vertex i for 
the transition a^+ a iff b, = 1, ci = 1 for every state CE out(R,, b), and there exists a 
state d such that b Rz d and d, # 1. A static O-hazard is defined similarly. 
The following theorem shows how the results of ternary simulation can be used 
to detect static output hazards. 
Theorem 4.5. Assume network N is started in the stable total state (6, b) and the 
input changes to a. Let y* be the result of Algorithm A and zB be the result of 
Algorithm B. Then output vertex i has a static l(O)-hazard iflbi = z: = l(0) andyf = x. 
The concept of speed-independence of Section 3 is not very convenient, since it 
is defined in terms of an XMW analysis. However, by Theorem 4.4, it is easy to 
verify that the following definition of speed-independence is equivalent to that of 
Section 3. 
Definition 4.6. A network N started in the binary stable total state (6, b) and with 
a new binary input vector a, is said to be speed-independent with respect to (a, b) 
if the result of Algorithm B for this change is binary. 
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5. Behavioral model 
In this section we combine the different concepts introduced in the earlier sections 
to define an abstract finite-state machine to describe the speed-independent behavior 
of a given network. 
Definition 5.1. The fundamental-mode, speed-independent, asynchronous machine 
(FSAM), M, corresponding to a network N, consists of the following: 
(1) A finite set Q of internal states. Each state q E Q corresponds to a binary 
stable state of N. 
(2) A finite set 2 of input symbols. Each input symbol c E 1 is a nonempty 
subset of { 1, . . , n} representing the set of input variables being complemented. 
(3) A finite nonempty set Z G { 1,. . . , m} of output vertices. 
(4) A mapping 7 (called the transition map of M) of a subset D of Q x 2 to Q. 
(5) An initial stable state q” E Q. 
Furthermore, the transition map must satisfy the following condition. The network 
N is speed-independent with respect to the state p for the input change u and this 
transition takes N to the state q iff r(p, o) = q. The reader can easily verify that 
this condition implies that M is deterministic. 
We denote M by the ordered quintuple M = (Q, 2, Z, T, 4’). Note that M may 
be incompletely specified, i.e. D c Q x 2. This means that if, for example, (p, v) @ 0, 
then N is not speed-independent with respect to the state p for the input change 
CT. Hence, a network may be speed-independent only with respect to certain tran- 
sitions. The reader should also note that there cannot exist any state p E Q and input 
symbol u E 2 such that T( p, a) = p, i.e. there cannot be any self loops in a diagram 
of M. The reason for this is that each state p E Q represents a stable state of N, and 
the state of the network includes the values of the input vertices. Since an input 
symbol CT represents some input variables being complemented, it follows that if 
~(p, CT) = q, then p f q. 
The definition of M is somewhat redundant, since the input symbol P that takes 
the machine from state p to state q can be deduced from the values of the first n 
components of p and q. However, the redundancy simplifies the notation and will 
be retained. 
In many cases it is appropriate to impose one further restriction on M. As described 
in Section 4, it is often important to ensure that the transitions of a network are 
free of output hazards. A FSAM M is said to be hazard-free if for all p, q E Q and 
v E .X such that ~(p, CT) = q, there is no hazard on any output vertex during the 
transition from p to q. 
To illustrate the above definitions, and also to give an example of a nontrivial 
speed-independent network, we present the gate circuit G, of Fig. 4. Following [3], 
and associating one vertex with each gate, it is easy to derive the abstract network 
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Fig. 4. Gate circuit G, 
Fig. 5. Network N,. 
N, of Fig. 5, with the excitation functions: 
YI =x1, YX=Y,YV, Y5=(Y3+YYh)‘, y7=Y2Y6, y9=(y,+.hO)‘, 
yz=xz, y4 = YIYI,, Yb=CY4fYJ’r Y,=Y,Ys, Y,,=(y,+y,)‘. 
In order to simplify the analysis, the reduction procedure described in [3] is carried 
out using the set {5,9> as the feedback vertex set. This yields the reduced network 
NY of Fig. 6 with excitation functions: 
y, =x1, y5 = (Y,Yg+ (Y,(Y2Ys+YJ+Y,)‘)‘, 
y2=x2, y9= (Y2(Y,(Y2Y5fY9)‘+Ys)‘+(Y2Ys+YJ)‘. 
Fig. 6. Network N;. 
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Fig. 7. FSAM M, corresponding to network N; 
(Note that it was shown in [3] that XMW analyses of N, and NF are equivalent. 
We will return to this in Section 8.) 
Assume that NI is started in the stable total state (00, OOII), i.e. assume that 
q”=OOll. The FSAM M, corresponding to the network NI is shown in Fig. 7. (To 
simplify the picture, it is assumed that all vertices of NI are output vertices.) Note 
that no transition caused by a multiple-input change is speed-independent for this 
network. It is interesting to note that for any state p in M for which an input symbol 
o is allowed, any odd number of o’s will take the machine to the same state. 
For example, r(OO11, {I}) = 1001, T( 1001, {I}) = 0001 and ~(0001, (1)) = 1001. In 
Section 7 we will show that this is no coincidence but a fundamental property of 
speed-independent circuits. 
6. The composite network function 
In this section we show how to derive a combinational network from a sequential 
network, in such a way that the two networks yield identical results for ternary 
simulation. This transformation will serve as one of our basic tools to derive the 
behavior of an arbitrary speed-independent network in Section 7. The intuitive idea 
can be illustrated as follows. Suppose we are given a network N with m vertices 
as in Fig. 8(a). Assume the state (a^, b) is a stable total state of N and that the input 
changes to a. Normally, using the ternary simulation algorithm described in Section 
4, we start with the state b, and then iteratively compute “next-states”, y’, y2, . . . , yA. 
The next-states are computed as follows: 
yi = Y(a, y’-‘), 
where a is the l.u.b.{ 6, a}. This process is repeated until a stable state yA is reached. 
We know that AS m by the monotonicity of Algorithm A. Consider now the 
following alternative approach. Suppose that all edges leaving the vertices are 
broken. We then get a combinational circuit of the form shown in Fig. 8(b). By 
construction, this combinational circuit is such that ye”‘= Yj(x, y’“) for 1 sjs m. 
Now, by connecting m copies of this combinational network in series we get a 
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Fig. 8. (a) Original network; (b) combinational network; (c) composite network. 
combinational circuit of the form shown in Fig. S(c). It is easy to see that, if y’” = b 
and x = a, we get y”“’ = yA. The reader can easily verify that the same idea can also 
be applied for Algorithm B. These concepts will be made more precise below. 
Given a network N, define its composition function F: T”+” + T” as F(x, y) = 
Y”“(x, y), where Ych’ is defined recursively as follows: 
YCh’(X, y) = 
Y(x, yCh-') (x, y)) if h 3 1, 
Y if h = 0. 
The following properties of F will be used later. 
Proposition 6.1. F(x, y) is monotonic, i.e. (G, b)c(a, b) implies that F(ri, ;)G F(a, b). 
Proof. Assume that (Z, g))~(a, 6). We prove by induction on h that Y”l’( Z, 6) c 
YCh’(a, b) for h 2 0. From this it follows immediately that F(ci, b”)c F(a, b), and 
hence that F is monotonic. 
Basis: h = 0. Trivially true. 
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Induction hypothesis: Assume that Ych’(& 6)~ Ych’(a, b), for some h 2 0. 
Induction step: By the definition of YCh+” it follows that 
YCht-“(& d) = Y(a’, Y”“(&, b”)) and YCh+‘)(a, b) = Y(a, Ych)(u, b)). 
Since Y’“‘( 6, d) c Ych’( a, b), by the induction hypothesis, and Y is assumed to be 
monotonic, we can conclude that 
Y(G, YCh)(&, 6))~ Y(a, Ych’(u, b)). 
Hence the induction step goes through and the proposition follows. 0 
Proposition 6.2. Zf (a, b) is a stable total state of N, then F(a, 6) = b. 
Proof. We prove by induction on h that Ych’(u, b) = b for h B 0. It then follows 
immediately that F(a, b) = b. 
Basis: h = 0. Trivially true. 
Znduction hypothesis: Assume that YCh’(u, b) = b, for some h 3 0. 
Induction step: By the definition of YCh+‘) it follows that YCh+‘)(u, b) = 
Y( a, YCh’(u, b)). Since Ych’(u, b) = b, by the induction hypothesis, and (a, b) is 
assumed to be a stable total state, i.e. Y( a, 6) = b, we can conclude that YCh+“(u, 6) = 
b and the induction step goes through. q 
Lemma 6.3. Assume a network N is started in the stable total state (a^, b) and that 
the input is changed to a. Let yA and zB be the results of Algorithms A and B for this 
input change respectively. Furthermore, let u = I.u.b.{&, a} and F(x, y) be the composi- 
tion function of N. We then have the following properties of F: 
(i) F(a^, b) = b (stability), 
(ii) F(a, b) = y* (result of Algorithm A), 
(iii) F(a, y”) = yA (stability), 
(iv) F(u, y”) = zB (result of Algorithm B), 
(v) F(u, zB) = zB (stability). 
Proof. Properties (i), (iii), and (v) follow immediately from Proposition 6.2 and the 
definition of Algorithms A and B. For property (ii), let y”, . . . , yA be the sequence 
of states produced by Algorithm A. Note that y” = b and that Ad m. We now show, 
by induction on h, that Ych’( a, b) = yh for 0 i h G A. 
Basis: h = 0. Since Y”‘(x, b) = b, and y” = b, the result follows immediately. 
Induction hypothesis: Assume Y(‘)(a, b) = yh for some h ~0. 
Induction step: By the definition of YCht’) it follows that YCh+‘)(a, b) = 
Y(a, Y’“‘(u, b)). Similarly, by the definition of Algorithm A, it follows that yhi’ = 
Y(u, y”). Since YCh’(u, b) = y”, by the induction hypothesis, we can conclude that 
Y(“+‘)(u, b) = Y(u, Y(“)(u, b)) = Y(u, y”) = yh+‘. 
Hence the induction step goes through. 
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From the above we can conclude in particular that YCA’(a, b) =yA. If A = m, then 
F(a, b) = Y(““(a, b) = Y’*‘(u, b) = yA and property (ii) is proved. Otherwise, i.e. if 
A< m, it is easy to verify that Y (“+“(a, b) = Y”“(a, b) = YcA’(a, 6) = yA for h 3 A. 
This follows simply from the fact that (a, yA) is a stable total state, i.e. that 
yA = Y(a, y*). Altogether this establishes property (ii). Using similar arguments, it 
is easy to verify property (iv). q 
The above lemma is crucial for the proofs in Section 7, since it allows us to use 
the composite network function F instead of the network N directly. Hence, we 
can establish the results using a combinational, rather than sequential, network - a 
substantial simplification. 
7. Fundamental properties of speed-independent circuits 
In this section we derive some genera1 properties that are common to all speed- 
independent circuits. The following three theorems summarize the main results of 
this paper. 
Theorem 7.1. Let N be any network. Let M = (Q, 2, Z, r, qO) be thefundamental-mode, 
speed-independent, asynchronous machine corresponding to N. If there exists states p, 
q and r E Q, and an input symbol u E 2, such that r( p, a) = q and r( q, a) = r, then 
T( r, cr) = q. 
In other words, any odd number of changes of the same set of inputs must leave 
the network in the same state. An interesting special case occurs when the network 
has only one input. From the above theorem it follows that any FSAM, for a circuit 
with only one input, can have at most three states. Since the value of the input 
vertex is part of the state of the network, any such FSAM must have at least two 
states. Hence, a one-input network can only have an FSAM with two or three states. 
In fact, it is easy to see that the only possible machines are the ones shown in Fig. 9. 
From this we can conclude, for example, that there does not exist a speed- 
independent mod 2 counter (a mod 2 counter is a circuit with one input, one output, 
and whose output changes with half the frequency of its input signal). In fact, there 
does not exist a speed-independent mod k counter for any k > 1. 
(4 (b) 
Fig. 9. The only possible FSAMs for a network with only one input 
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The next theorem deals with multiple-input changes, i.e. when more than one 
input vertex changes at the same time. 
Theorem 7.2. Let N be any network. Let M = (Q, 2, 2, T, q”) be thefundamental-mode, 
speed-independent, asynchronous machine corresponding to N. If there exist states p, 
q and r E Q and input symbols u and w,, such that w, is a proper subset of a, T( p, a) = r, 
and ~(p, o,) = q, then r(q, o-u,) = r. 
The theorem states, roughly, that if a multiple-input change is speed-independent, 
then the network must end up in the same state if this multiple-input change is 
made “step-by-step”. 
Theorem 7.1 dealt with the total state of a speed-independent network. Our last 
theorem of this section gives conditions on the values of specific output vertices. 
Since we deal here with outputs, we restrict our attention to hazard-free transitions. 
Theorem 7.3. Let N be any network. Let M = (Q, .X,2, r, q”) be the hazard-free, 
fundamental-mode, speed-independent, asynchronous machine corresponding to N. 
Assume that vertex j is an output vertex, i.e. that j E 2. If there exists states p, q and 
r E Q, and an input symbol w E 2, such that T( p, o) = q, T(q, a) = r and p, = q, = a E 
(0, l}, then rj = o. 
From the above and from Theorem 7.1 we can draw the following conclusion. If 
an output does not change value for some input change a, then it will not change 
for any sequence of u’s. 
We prove the above theorems with the aid of a series of lemmas. In fact, we 
prove a somewhat stronger result in that we do not restrict our attention to only 
binary stable states of N. The following assumptions will be used for Lemmas 7.4, 
7.6 and 7.7. Let N be any network operated according to the fundamental-mode 
assumption, i.e. the network is given sufficient time to “settle down” after every 
input change before the input changes again. Let F denote the composite network 
function of N as defined in Section 6. Furthermore, assume that the input sequence 
is given by aO, a’, a’, a3,. . .= 6, a, a*, a, . . . , i.e. that the input is cycled between 
the binary input vectors a^ and a. Assume that (a^, b”) is a stable total state of N. 
Let b’,‘+’ denote the result of Algorithm A for the transition from the stable total 
state (a’, b’) when the input changes to a’+‘. Similarly, let b”’ denote the result of 
Algorithm B for the same transition. The following lemma is the key lemma to all 
subsequent results. The lemma states that if, at some point, a vertex with a binary 
value does not react to an input change, it will never react thereafter. 
Lemma 7.4. If there exists a k 2 1 such that b,f-’ = b.F-‘,k = br = a E (0, l}, then biP’*’ = 
bj = CY for all i 3 k. 
Proof. We prove this by induction on i. 
Basis: i = k. Trivially true by the assumptions in the lemma. 
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Induction hypothesis: Assume bjP’,i = bj = (Y for some i 3 k. 
Induction step: First note that l.u.b.{a’-‘, a’} = l.u.b.{a’, a’+‘} = l.u.b.{a^, a} = a. By 
the monotonicity of Algorithm B (Proposition 4.2), it follows that b’-‘%‘z b’ and 
hence, by the monotonicity of the composite network function (Proposition 6.1), 
that F;(a, bi-‘3’)z F,(a, b’). However, by Lemma 6.3(iii), F(a, b’-‘,‘) = b’-‘,’ and, in 
particular, F,(a, b’-I,‘) = bJP’3i which is equal to (Y by the induction hypothesis. 
Hence, cr = q(a, bid’,‘) 3 F,(a, b’) and th us F,(a, b’) = a. Furthermore, by Lemma 
6.3, property (ii), it follows that b>‘+’ = F,(a, b’) and hence b;i+’ = cr. In other words, 
the value of vertex j after Algorithm A for the input change a’ to a’+’ will be (Y. 
Finally, by the monotonicity of Algorithm B (Proposition 4.2) it follows immediately 
that b’s’+’ a b’+’ and therefore that b!+’ J = a. Hence the induction step goes through 
and the lemma follows. 0 
From Lemma 7.4 we obtain the following corollary. 
Corollary 7.5 (Monotonicity for change sequences). For all k 2 1, bkP’7kz bk3kt’. 
Proof. It suffices to show that whenever bj-‘3k is binary, then bFkt’ has the same 
value. Suppose b_FmlYk = C-X E {0, 1). From the monotonicity of Algorithm A (Proposi- 
tion 4.1) and the monotonicity of Algorithm B (Proposition 4.2), it follows that 
b,k-’ = b,k = cy. Hence, b,k-’ = b,k-‘zk = bf = cy E (0, 1) and Lemma 7.4 applies. Thus 
b.j-‘,’ = bf = LY for all i 2 k and, in particular, b:,kt’ = a. 0 
The following two lemmas give conditions on the values of a vertex after an odd 
and an even number of input changes, respectively. The first lemma states that, if 
a vertex has a binary value after one input change, then it will have the same value 
after any odd number of input changes. The second lemma is similar, but for even 
number of changes. 
Lemma 7.6. If bj = LY E (0, l}, then bf’-’ = LY for UN i 3 1. 
Proof. By induction on i. 
Basis: i = 1. Trivially true by the assumption in the lemma. 
Induction hypothesis: Assume bi’-’ = CY for some i 2 1. 
Induction step: Since i 2 1 and thus 2i - 2 2 0, the state b2’P2.2’-’ is well defined. 
By Lemma 6.3, property (iv), it follows that b2’-’ = F(u*‘-‘, b2’-2,2’-‘) and, in 
particular, that bT’-’ = Fj(a2’-‘, b2iP232iP’). By the same arguments, bT’+’ = 
FJ(a2i+l, b%2,+‘). H owever, by Corollary 7.5 it follows that b2i--2,2iP’z b2’-‘,2’z 
b2’32’t’. Also, by assumption, a2’P’ = a”+’ = a and thus (a*‘~‘, b2’-*,*“)z 
(a 
2i+, 
, b2i32i+’ ). This, together with the monotonicity of F (Proposition 6.1), shows 
that F(a2i-', b%2,21-'),F(a2i+', b>i,xi+'). Thus, b;"=q(a2ip', ~2!p2,2’-‘)=1 
~.(a2’+‘, b2i,2it’) = bJ2’+‘, and since bl’1-I = 
a, by the induction hypothesis, it follows 
that bTi” = a and the induction step goes through. I 0 
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Lemma 7.7. Zf b: = (Y E (0, l}, then bfi = (Y for all i 2 1. 
Proof. By arguments similar to those in the proof of Lemma 7.6. q 
We are now in a position to prove Theorem 7.1. 
Proof of Theorem 7.1. There are two cases to consider. First, if r =p, the result 
follows trivially from the fact that M is a deterministic machine. Otherwise, when 
Y # p we prove the result by contradiction. Assume T( r, a) = s for some s # q. Then 
the state s must differ from the state q in at least one component, say qi # sj. 
However, by the definition of M it follows that all the states p, q, r, and s are binary 
stable states of N. Since T( p, a) = q and q, = a E (0, l}, Lemma 7.6 applies, showing 
that s, must be equal to (Y, contradicting the assumption that qj # s,. Hence the result 
follows. 0 
Theorem 7.2 follows from a more fundamental property of the XMW race model. 
Proof ofTheorem7.2. Let A=(p, ,..., p,), a”=(q ,,..., q,,), and a=(r ,,..., r,,). It 
is easy to verify that a’ # 6, a” # a, and that fi_cl.u.b.{a^, a}. Since p is assumed to be 
a stable state of N, it follows that (a^, p) must be a stable total state of N, and hence, 
by Proposition 3.1, it follows that: 
{d: d~out(R,,c), and c~out(&, ~)}~out(R,, p). 
Since r( p, a) = r it follows that out( R,, p) = {r}, and similarly, since T( p, (+,) = q, 
that out( R,-, p) = {q}. Altogether this gives that out(R,, q) E out(R,, p). However, 
since out( R,, q) # 0 and out( R,, p) = {r} it follows that out(R,, q) = {r} and thus 
that T(q, CT - a,) = r establishing the theorem. q 
Finally we prove Theorem 7.3. 
Proof of Theorem 7.3. There are two cases to consider. First, if r =p, the result 
follows trivially. Otherwise, if p # r, consider the output vertexj. Since all transitions 
are assumed to be hazard-free, the transition from p to q in particular must be 
hazard-free. However, since p, = qj = cy E (0, l}, Theorem 4.5 applies, showing that 
the result of Algorithm A for this transition must be equal to a. Using the same 
notation as in Lemmas 7.4, 7.6 and 7.7 above, we can conclude that pj = by = by” = 
b: = qj = (Y. Hence Lemma 7.4 applies, establishing that 61= (Y for all i 2 1, and in 
particular that r, = (Y. 0 
Using the above results, it is easy to verify that the following six types of vertex 
behavior are the only possible for a vertex in a speed-independent network when 
the input alternates between the two binary input vectors a^ and a: 
(1) The vertex never reacts. 
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(2) The vertex changes value on the first input change and keeps this value from 
there on. 
(3) The vertex changes value for every input change. 
(4) The vertex keeps the same value, although there may be a short pulse during 
every input change. 
(5) The vertex keeps the same value, although there may be a short pulse during 
the first input change. 
(6) The vertex keeps the same value for the first input change, except that there 
may be a short pulse during this transition. For the remaining changes, the vertex 
changes value for every input change. 
Note that only behaviors (l)-(3) are normally acceptable for an output vertex. 
The gate circuit G, of Fig. 10 contains gates of all the above types if it is started 
in the stable total state x = 0, y = (y,, . . . , y,) = 1 0 1 0 1 0 0, and the input oscillates 
between 1 and 0. In particular, gate 1 is of type 1, gates 2 and 3 are of type 2, gate 
4 is of type 5, gate 5 is of type 3, gate 6 is of type 4, and finally gate 7 is of type 6. 
Fig. 10. Gate network G, 
8. Alternative notions of speed-independence 
In the previous section we derived some general properties of speed-independent 
circuits. However, we used a rather restricted definition of speed-independence. In 
this section we extend these results to different definitions of speed-independence. 
Ternary simulation was the main tool used to prove the results in the previous 
section. It is easy to verify that all the results of Section 7 (except possibly Theorem 
7.2) carry over to any race and network model that can be shown to correspond to 
ternary simulation. In [3] two summarizing theorems were proved for gate circuits 
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and switch-level circuits, respectively. However, the following concepts are required 
before we can state these theorems. The general multiple winner (GMW) model is 
a race model very similar to the XMW model, but one in which all state variables 
are assumed to be binary. Hence, the model is primarily tailored towards gate 
circuits. As with the XMW model, delays are assumed to be inertial and arbitrary, 
but finite. For more details about the GMW model, the reader is referred to [2]. In 
a gate-delay model, only the gates are assumed to have delays associated with them. 
In a gate- and wire-delay model, both the wires and the gates are assumed to have 
inertial delays associated with them. Finally, in a feedback-delay model, it is assumed 
that there are delays only in the feedback lines of the circuit. The following theorem 
for gate circuits was proved in [3]. 
Theorem 8.1. Let N be the gate-delay model of a circuit, let fi be the feedback-delay 
model, and N the gate- and wire-delay model. The following analysis techniques are 
all equivalent for gate circuits from the point of view of nontransient state behavior 
and static output hazards: 
(1) GM W analysis of 6; 
(2) XMWanalysis of (a) I?, (b) N, and (c) fij; 
(3) ternary simulation of (a) fi, (b) N, and (c) fi. 
There are several different alternatives for calculating node excitations in MOS 
switch-level models; these representing different design philosophies for CMOS and 
NMOS circuits. In [3] some of these alternatives for CMOS circuits were discussed. 
For more details, the reader is referred to [3] and also to Bryant’s work [l]. Let N 
be a node-delay model, i.e. a model in which a delay is associated with every internal 
node; let N be the same model reduced to feedback variables; and let fi be the 
node- and transistor-delay model where delays are assumed in both nodes and 
transistors. In [3] the following result was established. 
Theorem 8.2. The following analysis techniques are all equivalent for switch-level 
circuits, using any one of the node excitation models described in [ 1,3], from the point 
of view of nontransient state behavior and static output hazards: 
(1) XMW analysis of (a) fi, (b) N, and (c) fi. 
(2) Ternary simulation of (a) fi, (b) N, and (c) #. 
The above two theorems allow us to give a number of different definitions of 
speed-independence, which are all equivalent in the sense that the results of Section 
7 hold for each of them. For example, if we assume that only the feedback lines of 
a gate circuit can have delays and that transitions can go through an intermediate 
value x (i.e. using the XMW model) we know, by Theorem 8.1, that Theorems 7.1 
and 7.3 are still valid. Hence, even in such a restricted model, where only the 
feedback lines have delays and the rest of the circuit is built of ideal (delay-free) 
components, one cannot construct a speed-independent mod 2 counter. 
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One of our basic assumptions in the definition of speed-independence was that 
the circuits are operated in fundamental mode [8], i.e. input changes occur so seldom 
that the circuits have time to settle down after each change before the input changes 
again. This assumption seems to contradict the basic idea of speed-independence, 
since here we implicitly introduce an assumption about the sizes of the delays in 
the circuit. However, since this assumption makes it easier to design speed-indepen- 
dent circuits, and our main results are negative, it follows that if the fundamental- 
mode assumption is removed, the class of speed-independent circuits can only 
become smaller. In fact, suppose a circuit behaves correctly for a change C, followed 
by CT*, where CT, n u7 = P, and g2 may occur before the network has reached a stable 
state. It is easy to verify that a necessary and sufficient condition for this is that the 
multiple-input change (T, u u2 must be speed-independent. 
Another possible change in the definition of speed-independence is to relax the 
condition that a circuit must reach a unique stable state after each input change. 
This can be achieved by allowing the circuit to enter any nontransient oscillation 
as a result of an input change. In such a case one can define a nondeterministic 
version of the sequential fundamental-mode machine of Section 5. However, it is 
not difficult to show that, for the XMW model, the results of Section 7 still hold 
for such a model. In particular, one can show that the 1.u.b. of all the states reachable 
after some sequence of input changes is equal to the result obtained by using ternary 
simulation for every input change. Since Lemmas 7.4, 7.6 and 7.7 did not require 
that the total states of N reached after each input change be binary, the result 
follows immediately. Whether this result also holds for the CMW model using gate 
and wire delays is still an open question. 
Finally, it is worth mentioning that the race model used by Muller and Bartky in 
their original work on speed-independence was the GMW model, but one in which 
only the gates were assumed to have delays. It is not known whether using such a 
definition of speed-independence would substantially increase the size of the class 
of speed-independent gate circuits. 
9. Conclusions 
In this paper we have derived some general properties of speed-independent 
circuits. We have shown that the class of speed-independent circuits is quite small, 
and that many useful functions cannot be realized with a speed-independent design. 
One might argue that this implies that the concept of speed-independence must be 
abandoned. However, one may also interpret the results as showing that the 
definitions of speed-independence used in this paper are too pessimistic-in par- 
ticular, that the race models chosen are too pessimistic. It is not very surprising that 
one cannot design a circuit that is guaranteed to work when the “devil’s advocate” 
is allowed to insert arbitrarily many, arbitrarily large delays anywhere in the circuit. 
This points to the need of more realistic race models-models in which delays are 
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bounded by some lower and upper bounds. One could then define a circuit to be 
speed-insensitive if the behavior of the circuit is independent of the size of the 
delays under the assumption that the delays are within these bounds. Unfortunately, 
at the present time, there does not exist any method to analyze a circuit under such 
a delay assumption. Methods for doing so must be developed before speed-insensi- 
tive circuits can be designed and verified reliably. 
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